In many systems various delays are required. In this project you will create a four bit...
Fantastic news! We've Found the answer you've been seeking!
Question:
Transcribed Image Text:
In many systems various delays are required. In this project you will create a four bit variable delay circuit. The circuit will implement one of 4 different delays: 1 clock cycle, 3 clock cycles, 9 clock cycles and 14 clock cycles. It also has a reset input which aborts the current delay without signalling an output and restarts the system. Your circuit has 1 reset input, 4 delay specifier inputs and one output. Depending on the inputs the output will pulse low for one clock cycle a number of clock cycles after the input goes low. Once an input goes low the counter will continue until it reaches the required delay and will then pulse the output low for one cycle. Inputs are sampled at the next clock edge. On the next cycle the circuit will start the next delay. If multiple inputs are low at the start of the delay then the priority is: 1 clock cycle (Highest) 9 clock cycles 3 clock cycles 14 clock cycles (Lowest) If no inputs are low then the system waits until an input goes low before starting the delay. Once a delay starts inputs are ignored until the delay has finished. The names that should be used for the inputs and outputs within the minimum Sum of Products equations for the circuit are: De lay_ 1, Delay 3, Delay_9, Delay_14, Reset as inputs and Output as the output. The sample waveforms shown overleaf demonstrate some examples of the expected behaviour. You are to produce a PDF document that details each of the following elements: 1. A high level summary of your design. In this summary you will describe the thinking that was behind your design, and why you have the elements you do in your design. This design is a conceptual description of your solution. It will incorporate reasonings behind the counter you selected, whether a Mealy or a Moore design was chosen and why, how you achieved the simplifications of the Karnaugh Maps. 2. The state transition diagram. This will hold each state the system is in, and what causes a transition between those states. 3. Details of the memory elements utilised in your design, as well as the different combinatorial circuits. . It is possible, and expected, that this design can be accomplished with 4 D flip flops as the memory elements. These can be called: D0, D1, D2, and D3 as the D inputs to each, and Qo, Q1, Q2, and Q3 as the outputs of each D flip flop. 4. A state transition table detailing the inputs and outputs of the combinatorial circuit components. 5. Karnaugh Maps for your combinatorial circuits. You can use the don't care techniques to simplify the Karnaugh maps so they can be completed by hand. 6. Minimal Sum of Products equations for your Karnaugh Maps. For the minimum SoPs you need to enter these in a special submission box which will be automatically graded. Clock: Delay 1 Output Reset Output Delay 3 Output Delay 14 Delay 1 The inputs will be Delay_1, Delay_3, Delay_9, Delay_14, Reset as well as Q0, Q1, Q3 and Q3. The outputs will be D0, D1, D2, D3 (the next state) and Output. Output . 8 9 10 11 m 12 Figure 1: Expected Waveforms 13 14 ମuuuuu In many systems various delays are required. In this project you will create a four bit variable delay circuit. The circuit will implement one of 4 different delays: 1 clock cycle, 3 clock cycles, 9 clock cycles and 14 clock cycles. It also has a reset input which aborts the current delay without signalling an output and restarts the system. Your circuit has 1 reset input, 4 delay specifier inputs and one output. Depending on the inputs the output will pulse low for one clock cycle a number of clock cycles after the input goes low. Once an input goes low the counter will continue until it reaches the required delay and will then pulse the output low for one cycle. Inputs are sampled at the next clock edge. On the next cycle the circuit will start the next delay. If multiple inputs are low at the start of the delay then the priority is: 1 clock cycle (Highest) 9 clock cycles 3 clock cycles 14 clock cycles (Lowest) If no inputs are low then the system waits until an input goes low before starting the delay. Once a delay starts inputs are ignored until the delay has finished. The names that should be used for the inputs and outputs within the minimum Sum of Products equations for the circuit are: De lay_ 1, Delay 3, Delay_9, Delay_14, Reset as inputs and Output as the output. The sample waveforms shown overleaf demonstrate some examples of the expected behaviour. You are to produce a PDF document that details each of the following elements: 1. A high level summary of your design. In this summary you will describe the thinking that was behind your design, and why you have the elements you do in your design. This design is a conceptual description of your solution. It will incorporate reasonings behind the counter you selected, whether a Mealy or a Moore design was chosen and why, how you achieved the simplifications of the Karnaugh Maps. 2. The state transition diagram. This will hold each state the system is in, and what causes a transition between those states. 3. Details of the memory elements utilised in your design, as well as the different combinatorial circuits. . It is possible, and expected, that this design can be accomplished with 4 D flip flops as the memory elements. These can be called: D0, D1, D2, and D3 as the D inputs to each, and Qo, Q1, Q2, and Q3 as the outputs of each D flip flop. 4. A state transition table detailing the inputs and outputs of the combinatorial circuit components. 5. Karnaugh Maps for your combinatorial circuits. You can use the don't care techniques to simplify the Karnaugh maps so they can be completed by hand. 6. Minimal Sum of Products equations for your Karnaugh Maps. For the minimum SoPs you need to enter these in a special submission box which will be automatically graded. Clock: Delay 1 Output Reset Output Delay 3 Output Delay 14 Delay 1 The inputs will be Delay_1, Delay_3, Delay_9, Delay_14, Reset as well as Q0, Q1, Q3 and Q3. The outputs will be D0, D1, D2, D3 (the next state) and Output. Output . 8 9 10 11 m 12 Figure 1: Expected Waveforms 13 14 ମuuuuu
Expert Answer:
Answer rating: 100% (QA)
This project involves designing a circuit to implement a multidelay system The task is to create a state machine that can output different delays base... View the full answer
Related Book For
Posted Date:
Students also viewed these electrical engineering questions
-
W&S Partners began the planning phase of the Cloud 9 audit. As part of the risk assessment phase for the new audit, the audit team needs to gain an understanding of Cloud 9's structure and its...
-
Answer the following questions based on the accompanying diagram.a. How much would the firm??s revenue change if it lowered price from $12 to $10? Is demand elastic or inelastic in this range?b. How...
-
Answer the following questions based on two assumptions: (1) Inflation increases the prices of all goods by 20%. (2) Ina's income increases from $50,000 to $55,000. a. Has Ina's budget line become...
-
What are the uses of performance appraisal?
-
Sweden-based Ericsson (Telefonaktiebolaget L. M. Ericsson) is the worlds leading provider of communication technology, telecommunications equipment and services to mobile and fixed telecom network...
-
Elon Motors produces electric automobiles. In recent years, they have been making all components of the cars, excluding the batteries for each vehicle. The company's leadership team has been...
-
Triumph Corporation is preparing its statement of cash flows by the indirect method. Triumph has the following items for you to consider in preparing the statement. Identify each item as an -...
-
(1) Why is the T-bills return independent of the state of the economy? Do T-bills promise a completely risk-free return? (2) Why are Alta Industries returns expected to move with the economy whereas...
-
Financial accounting and management accounting are two different but closely related accounting topics. Both of these branches are useful for communicating a company's performance to different groups...
-
Bhavika Investments, a group of financial advisors and retirement planners, has been requested to provide advice on how to invest $200,000 for one of its clients. The client has stipulated that the...
-
What is the use of void pointer?
-
Explain pseudo-code representation in detail.
-
What is the use malloc (), calloc (), realloc () and free () functions?
-
What are the different types of data structures?
-
Write a note on memory leakage.
-
Describe the use cases for graph databases. What differentiates them from traditional relational databases, and how do they handle relationships between entities ?
-
During registration at Tech every quarter, students in the Department of Management must have their courses approved by the departmental advisor. It takes the advisor an average of 4 minutes...
-
You are a CA employed at B & B, Chartered Accountants. On November 20, 2012, the partner in your firm sends you the following e-mail: Our firm has been reappointed auditors of Floral Impressions Ltd....
-
Explain the difference between limitation of scope and disagreement with those charged with governance.
-
What are the four types of tests of controls? Explain them and comment on the reliability of the evidence obtained from each.
-
Paul Polishan graduated with an accounting degree in 1969 and immediately accepted an entry-level position in the accounting department of The Leslie Fay Companies, a womens apparel manufacturer...
-
After completing Part A of this assignment, your instructor may ask you to complete Part B. Do not proceed to Part B unless requested to do so by your instructor. BACKGROUND Congratulations!!! You...
-
Nathan recently interviewed with one of the accounting firms in the city where he wants to live. The firm agreed to cover the expense of a rental car that he used to travel from his university to the...
Study smarter with the SolutionInn App