Design a memory hierarchy for the system. Show the typical size and latency at various levels of

Question:

Design a memory hierarchy for the system. Show the typical size and latency at various levels of the hierarchy. What is the relationship between cache size and its access latency?

In this exercise we consider memory hierarchies for various applications, listed in the following table. a. Software version control b. Making phone calls