Describe the implementation of the FIR digital filter in Figure 4.3 using the distributed arithmetic technique. Design the architecture in detail, specifying the dimensions of the memory unit as a function of the filter order.

Transcribed Image Text:

bn Delay bn-1 Delay SB Serial SA Delay SA Delay SA output First partial sum Second partial sum Fig. 11.3. Schematic representation of a serial multiplier.