Code your design from Exercise 9.3 in VHDL and exhaustively verify it with a testbench. 

Data in Exercise 9.3

Using an approach similar to the multiple-of-3 circuit of Section 9.1, design a multiple-of-5 circuit that outputs true iff its eight-bit input is a multiple of 5.