Create a Verilog module named h6to64 that represents a 6-to-64 binary decoder. Use the treelike structure in Figure 4.16, in which the 6-to-64 decoder is built using nine instances of the h3to8 decoder created in Problem 4.26.

Data From Problem 4.26

Create a Verilog module named if2to4 that represents a 2-to-4 binary decoder using an if-else statement. Create a second module named h3to8 that represents the 3-to-8 binary decoder in Figure 4.15 using two instances of the if2to4 module.

Transcribed Image Text:

Wo WI W2 W3 En WO Yo Y₁ 1/₂ En Y3 WI Wo 0 W En WO W₁ Yo Y₁ 2 En Y3 Wo W₁ En WO W₁ Yo Y1 V2 Y3 En Yo Y₁ Y2 Y3 Yo Y₁ 3/2 Y3 Yo Y1 Y2 Y3 Y4 Y5 36 97 Y8 Y9 10 YII Y12 Y13 Y14 Y15