Question: P10.39 A unity feedback system has a plant We desire that the phase margin be P M . . = 30. For a ramp input
P10.39 A unity feedback system has a plant
![]()
We desire that the phase margin be P M. . = 30°. For a ramp input r t( ) = t, we want the steady-state error to be equal to 0.05. Design a phase-lag compensator to satisfy the requirements. Verify the results.
G(s)= = 40 s(s+2)
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
