An engineering design team is attempting to control a process shown in Figure P10 27 It is agreed that a system with a phase margin of P M 50 is acceptable Determine Gc1s2 First, let Gc1s2 K and find (a) a value of K that yields a phase margin of P M 50 and the system step response for this value of K (b) Determine the settling time, percent overshoot, and the peak time (c) Obtain the system closed loop frequency response, and determine Mp v and the bandwidth The team has decided to let the closed loop frequency response Prepare a table contrasting the results of the two selected controllers for Gc1s2 by comparing settling time (with a 2 criterion), percent overshoot, peak time, Mp v, and bandwidth Controller Process 10 R(s) G(s) Y(s) s(s 10) FIGURE P10 27 Controller design

Question

An engineering design team is attempting to control a process shown in Figure P10 27  It is agreed that a system with a phase margin of P M    50 is acceptable  Determine Gc1s2  First, let Gc1s2   K and find (a) a value of K that yields a phase margin of P M    50 and the system step response for this value of K  (b) Determine the settling time, percent overshoot, and the peak time  (c) Obtain the system closed loop frequency response, and determine Mp v and the bandwidth  The team has decided to let the closed loop frequency response  Prepare a table contrasting the results of the two selected controllers for Gc1s2 by comparing settling time (with a 2  criterion), percent overshoot, peak time, Mp v, and bandwidth  Controller Process 10 R(s) G(s) Y(s) s(s 10) FIGURE P10 27 Controller design

SolutionInn · Accepted Answer

The Answer is in the image, click to view ...

Question: An engineering design team is attempting to control a process shown in Figure P10.27. It is agreed that a system with a phase margin of

Step by Step Solution