47.

(a) Draw the circuit of Figure 10.52 with the individual XOR, AND, and OR gates of the half adders. *

(b) What is the maximum number of gate delays from input to output? Consider an XOR gate as requiring one gate delay. This problem requires some thought. Assume that all eight inputs are presented at the same time, even though the carry will ripple through the circuit.