What signal in the D flip flop in the shown fig has the highest priority?

Rising Edge Triggered D-Flip-Flop with Active LOW Reset D endmodule Qn dflipflop.v module dflipflop (output reg Q, On, input wire Clock, Reset, D); Fig. 7.35 D-Flip-Flop module definition