2. Consider an instruction pipeline consisting of the following 5 stages. Instruction Fetch (IF 2. Instruction Decode and Register Read (ID) 3. Execution operation or calculate effective address (Ex) 4 Memory access (MEM . Write result into register (WB