3. (5%) Draw a schematic of the logic defined in the following Verilog code.

(5%) Draw a schematic of the logic defined in the following Verilog code module ex3 (input [3:01 a, output y); assign y-ai endmodule