$5.(10)$ Write a Verilog code that represents a T flip$-$flop with an asynchronous clear input. Use behavior code, rather

than structural code.