5. Write the VHDL process for a JK flip-flop that only has an asynchronous clear and is positive-edge triggered. Use IF statements instead of a case statement. ENTITY prob2 IS PORT( clk, j, k, clear IN std_logic BUFFER std_logic) END prob2; ARCHITECTURE arc of prob2 IS BEGIN PROCESS (clk, clear) BEGINenter your process code here