8. For a direct-mapped cache design with a 64-bit address, the following bits of the address are used to access the cache. Tag Index Offset 63-10 9-5 4-0 a. What is the cache block size (in words)? b. How many blocks does the cache have? c. What is the ratio between total bits required for such a cache implementation over the data storage bits