A processor has a cache, with 12-word blocks The processor miss rates are as follows: Instruction miss rate of 8% Data miss rate of 10% 35% of the instructions contain a data reference, which could cause a data miss. If the cache miss penalty is (20 block size) cycles, what is the total number of miss cycles per instruction for this machine (to TWO decimal places)