Assume that individual stages of the pipelined datapath have the following latencies:

IF ID EX MEM WB

$120$ps $100$ps $110$ps $120$ps $100$ps

What is the total latency of an Iw instruction in this pipelined processor?

a$.400$ ps

b$.500$ ps

c$.600$ ps

d$.700ps$