Assume that there are no pipeline stalls and that the breakdown of executed instructions are as follows: add 30% addi 20% sw 15% nor 15% beq 5% lw 1596 What percent of all cycles is the data memory used? ab What percent of the cycles is the signed-extended unit's output required? ab What percent of the cycles is the register file written to ? ab