Cache-based system experiences a cache hit rate of 90%. A cache hit requires 1 clock cycle and a main memory access requires 10 clock cycles. Main memory is only accessed after a cache miss. On a cache miss, the cache is updated from main memory and the read is made from cache. What is the Effective Access Time (EAT) for this system? Give you answer in terms of clock cycles.