Can someone clarify where and why each stall is occuring. I understand the stall from MEM being occupied by sw while add occupies IF $($cycle $4),$ and the stall fromn MEM being occupied by lw while add occupies IF $($cycle $5).$ But following that logic why would there not be a third stall in cycle $6$ where MEM is occupied by beq and IF is occupied by add?