Carry Lookahead$/$Selector Adder Design:

Use Verilog to design and implement an $8$bit Carry Lookahead Adder OR $8$bit Carry Selector Adder. You can choose to either use or not use

generate statements. Also make a testbench for it$,$ and make sure it works in EDAplayground