====CODE NEEDS TO BE IN VHDL AND DONE WITH STD_LOGIC======

(a) Construct an SM chart equivalent to the following state table. Test only one variable in each decision box. Try to minimize the number of decision boxes. (b) Write a VHDL description of the state machine based on the SM chart