Concerning the pull-down network of a static CMOS NAND2 gate, why does the indi-cated subcircuit exhibit a different current carrying ability for each input signal transition combina-tion? Are secondary effects at work in such cases? Explain.