Consider a computing system where average memory access time is 120 ms. Suppose that pure paging is used for efficient memory utilization and a small fast hardware cache (TLB) is also used to minimize effective memory access time. Can you calculate effective memory access time, if TLB hit ratio is 60% and TLB (cache) access time is 20 ms?