Consider a pipeline with k$=7$ stages. Each individual stage has the same latency in terms of passing an instruction. That is$,$ each individual instruction fetched by this pipeline takes $7$ clock cycles to exit the pipeline. Assume we are feeding a program comprising n$=10$ instructions into this pipeline. Assuming no hazards, what is the minimum number of clock cycles spent in executing this program?