Consider executing the following MIPS program on

the pipelined datapath shown in the figure

below. On the fifth clock cycle of the execution,

which registers are accessed for read and

which register is accessed for write? For the given

design what is the size of each pipeline stage

register? Ignore the control signals.