Consider the multi$-$cycled MIPS CPU implementation shown below. For the $2$nd cycle of executing the beq instruction, write needed control signal names and values