convert the following code verilog into testbensh file to simulate and test your code

'module int_SORT Calculator ( input CLK. input RESET, input S, input [7.0]x. output reg [7.0]sqr ): N Variable declarations. teg[7.0] a, q. d; N Initialize variables to 0 initial bogin a=0; q=0; d=0; sqet =0; end WI First procedural block always \& (posedgo CLK or negedge AESET) bogin if (RESET =1BDO) begin a