Create an 8-bit adder-subtractor state machine. 4 states: input number a, input number b, display sum, display difference. Has an active high reset switch. All inputs synchronized with 50MHz clock. Displays to 3 seven segment displays. The current state is shown on leds. Uses the Altera De1 SoC board. VHDL code