Design 2 bit parallel-access shift register. Load it in parallel way and output the loaded data in serial way. How many clock cycles are needed to output the stored data from the designed register? Draw its timing diagrams showing the load and output operations.