Design a 32-bit memory of total capacity 16384 bits using SRAM chips of size 128 * 1 bit. Give the array configuration of the chips on the memory board showing all re-quired input and output signals for assigning this memory to the lowest address space. The design should allow byte, word and double word accesses.