design a direct-mapped cache and draw it out. the cache capacity is 1024 X 1024 bytes. assume 1 block = 256 bytes. valid bit: 1 bit tag bits: 3 bits