Design a pipelined architecture with a limited number of stages $($not more than six$).$ Divide the matrix multiplication algorithm into pipeline stages $($e$.$g$.,$ fetch, decode, execute, memory access, write$-$back$).$ Implement the pipelined version of the matrix multiplication algorithm. Measure the execution time for matrix multiplication in the pipelined system.