Design a shift$-$and$-$add multiplier that multiplies two numbers. The $n-$bit multiplier and $m-$bit

multiplicand are stored in two separate registers, where the $(m+n)$ bit product is stored in a third

register. Write pseudo$-$code, ASM$-$chart, datapath circuit, and FSM for the control unit.