Design an 8:1 multiplexer with the shortest possible delay from the data inputs to the output. You may use any of the gates from Table 2.7. Sketch the schematic of your design. Using the gate delays from Table 2.7, identify the critical path and calculated the max delay of the critical path. Hint: To minimize the delay from the data inputs to the output, consider to use tristate buffers