Design, simulate and validate VHDL module for the first two key steps of the AES Encryption, SubBytes$()$ and ShiftRows$().$ The waveforms showing the results MUST include all your test cases.