determine how many Configurable logic block (CLB) you would need for 4-bit multiplier to be implemented in the FPGA if you know that the CLB structure are: Look-Up Table (LUT) D SET Q MUX 59 CLR Q (10 Mark)