Draw a gate level logic schematic for a $1-$bit full$-$adder using six or fewer $2-$ input gates and state the propagation delay of your circuit. Give the boolean expressions for the Sum and Carry functions in your circuit.