Draw the logic diagram of a $4-$bit register with four JK flip$-$flops and four $4$:$1$

multiplexers with mode selection inputs $S_1$ and $S_0.$ The register operates

according to the following function table