Draw the logic diagram of a $4-$bit universal shift register with four D flipflops and four $4$:$1$ line multiplexers with mode selection inputs S$1$ and S$0.$

The register operates according to the following function table