Draw the timing diagram for the Figure P.9.17 for six clock cycles. Assume that Q Q Q = 000 initially. FIGURE P9.17 +5V Clock DA Digital Logic with an Introduction to Verilog and FPGA-Based Design 2 DB Dc Qd