Each Flip Flop has a clock-to-Q contamination delay of 40ps, a clock-to-Q propagation delay of 90ps, a setup time of 40ps and a hold time of 50ps. Each logic gate has a propagation delay of 50ps and a contamination delay of 30ps. What is the maximum clock frequency? Do any hold time violations occur? CLK CLK MB Daiy