Exercise $3$

For the following clock diagram describing the interaction of CLK and Datalno, of a $1-$bit Register, draw the DataOuto signal.

Draw the DataOuto if CLK is positive edge triggered.

Draw the DataOuto if CLK is negative edge triggered.

I

$($

DataOut$0$

Positive edge

triggered CLK

DataOut$0$

Negative edge

triggered CLK