Figure Q.7 shows a shift register counter. Name this counter. Sketch a full cycle timing diagram (4 clock pulses) for output Qo, Q, Q2, and Q3 with respect to the CLOCK pulses once the START button is inserted. Draw the state diagram of the counter sequence. CLOCK JUL START Kud Qo Q KO Figure Q.7 K p .. K SA