For a direct$-$mapped cache design with a $32-$bit address, the following bits of the address are used to access the cache:

$\backslash$table$[[$Tag$,$Index,Offset$],[31-10,9-5,4-0$