For a direct-mapped cache design with a 32-bit address, the following bits of the address are used to access the cache.

Starting from power on, the following byte-addressed cache references are recorded.

1 How many blocks are replaced? 2. What is the hit ratio? 3. List the final state of the cache, with each valid entry represented as a record of .

Tag Index Offset 31-10 9-5 4-0 Address 0 4 16 132 232 160 1024 30 140 3100 180 2180