For $N=4,L=3200,B=9600,P=1024,H=16,S=0\mathrm{.}2,D=0\mathrm{.}001,$ compute the end$-$to$-$end delay for circuit switching, virtual circuit packet switching, and datagram packet switching. Assume that there are no acknowledgments. Ignore processing delay at the nodes.