For Question 1, use the datapath figure above:

1. When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off. In the following three problems, assume that we are starting with a datapath from Figure 1 above. This is the datapath we've built unto in class and is a subset of the datapath from our textbook. Use, where Instruction Memory, Add, Mux, ALU, Registers, and Control blocks have latencies of 400 ps, 100 ps, 30 ps, 120 ps, 200 ps, and 100 ps, respectively, and costs of 1000, 30, 10, 100, 200, and 500, respectively.

Consider the addition of a multiplier to the ALU. This addition will add 300 ps to the latency of the ALU and will add a cost of 600 to the ALU. The result will be 5% fewer instructions executed since we will no longer need to emulate the MUL instruction.

1.1 What is the clock cycle time with and without this improvement?

1.2 What is the speedup achieved by adding this improvement?

1.3 Compare the cost/performance ratio with and without this improvement.

-Rey Ds + opcoce ALUp PC rs Address Read Instruct:n Res Data1 wora Read Read Write Re rd Mennor Lines RegDs Write Dt ALY ALu extend Funct