For the below synchronous sequential circuit assume maximum and minimum clock-to- output delay for flip-flops are 15ms and 5ms, respectively. Delay for gates are 10ms each. Setup time for Q flip-flop is 10ms and hold time is 15ms. Clock period is 50ms. Check whether the setup time and hold time constraints are met for Q flip-flop. Modify the combinational part so that both constraints hold. Verify that the constraints hold for your final circuit. D A D D DB