FPGAs typically use look-up tables for creating arbitrarily complex logic functions. A two-input lookup table (LUT) is shown below (left) along with an example of using the LUT architecture for creating the function f = ab + ab = a b (right). Design a three-input LUT structure using two-input MUXs and show the diagram for a programmed LUT that implements the function f = abc + abc + ac