Given the lines of Verilog code below, determine which statement best describes wire W1. module Bing( input A. ); input B, input C, output D wire W1, W2; not NOT1(W1, C); or OR1(W2, A, B): and AND1(D, W1, W2); endmodule